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ABSTRACT
DESIGN AND FABRICATION OF A TESTING PLATFORM FOR LIQUID COOLING OF 3D
INTEGRATED CIRCUITS
Chandrasekhar Mandalapu, MS
Department of Electrical Engineering
Northern Illinois University, 2015
Dr. Ibrahim M. Abdel-Motaleb, Director

This thesis focused on the design and fabrication of a thermal test chip for a new liquid
cooling system. This cooling system consists of heaters, sensors, and liquid cooling block. This
system is developed to address the thermal issues associated with next-generation integrated
circuits, especially for 3D ICs. This work covers the design, fabrication and testing of the
thermal test chip; the cooling system will be delivered to UTC Aerospace Systems to test the
cooling efficiency of the whole system.
The thermal test chip consists of tungsten (W) resistive heaters and platinum (Pt)
temperature sensors, with copper as metal routing to the aluminum wire bonding pads. It has 36
hotspot heaters of 10 W and 20 W with sizes of 2 mm x 1 mm and 2 mm x 2 mm, respectively.
Resistive heaters are designed to dissipate 500W/cm2 heat flux density. The chip has 72
temperature sensors, which are placed below and next to each heater. Temperature sensors are
used to measure the temperature variations of heaters with and without liquid flow in the cooling
system.
The cooling block was made by silicon substrate using MEMS technology. It has six
channels that are exactly on top of heaters. Channels are formed by oxide bonding of two silicon
wafers in which trenches of depth 70 µm are etched by deep reactive ion etching (RIE) followed
by 1 µm ultra- nano crystalline diamond (UNCD) thin film and 1 µm oxide deposition.

Cooling block was attached to a thermal test chip using wafer-to-wafer oxide bonding.
The surface morphology of the platinum, tungsten and channels of cooling block was studied
using scanning electron microscope. The thickness and sheet resistance of the films were
measured using profilometer and four-point probe techniques respectively. Wafer-to-wafer oxide
bonding strength was measured using Scotch tape, blue tape test and acoustic imaging.
The heaters and sensors characteristics have been tested and found to perform according
to the design specifications. The cooling system wafers were then diced and delivered to UTC
Aerospace Systems in order to further study the efficiency of the liquid cooling system. This part
of the work is not within the scope of the thesis.
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CHAPTER 1
INTRODUCTION
1.1 Three-Dimensional Integrated Circuit (3D-IC)
A 3D IC is a chip that consists of multiple thinned active 2D integrated circuits that
are stacked, bonded, and electrically connected with vertical vias formed through silicon or
oxide layers [1]. Three-dimensional integration has emerged as a promising solution in
driving the performance of integrated circuit towards the path described by Moore’s law.
Alignment, bonding, thinning and Through Silicon Via (TSV) connections are the major
processing steps in 3D integration [2]. The basic features of a 3D IC in symbolic drawing are
illustrated in Figure 1.1 [1]. Three-dimensional integration can provide massive advantages
in achieving multi-functional integration, improving system speed and reducing power
consumption for future generation of ICs [3].

Figure 1.1: A long drawn-out view that illustrates that a 3D IC consists of 2D ICs that are
thinned, bonded together, and interconnected with TSVs distributed within the planes of the
2D ICs [1].
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There are three different stacking approaches in the production of 3D ICs: wafer-towafer (W2W), die-to-wafer (D2W) and die-to-die (D2D). Identical wafer and die sizes are
considered necessary in each stack for W2W bonding. It offers highest manufacturing
throughput, mechanical stability to handling thin wafers, highest TSV densities and allows
for the smallest die sizes compared to other two stacking approaches [4] [5]. Even though
W2W bonding was originally developed for MEMS process, it has emerged as an important
manufacturing technique not only for 3D integration but also for advanced wafer-level
packaging and microfluidics [2].
TSVs are conducting wires which extend out of the backside of a thinned-down die
and enable interconnection to another die [6] [7]. Compared to traditional wire bonds, TSVs
are high-density and low-capacity interconnects while operating at higher speeds and
consuming less power [8]. TSV first, TSV last and TSV middle are the three different
approaches that are used to fabricate TSVs depending on before, after or middle of bonding
[1]. Copper and Tungsten are the two standard materials used in TSV fabrication. Due to
copper’s high thermal conductivity, copper TSVs are used as thermal conductive material and
act as heat-spreading elements.
1.2 Thermal Performance Challenges

MOS transistor drive capability is found to decrease almost 4% for every 100 C rise in
temperature, whereas interconnect delay increases 10%-15% for every 150 C, which results
in performance degradation [9]. Reliability of circuits is exponentially dependent on
operating temperatures of the junction. An order of 100 C-150 C change in operating
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temperature can result approximately 2X difference in life span of devices. At lower
operating temperatures, transistor operates at higher speeds due to reduced gate delay and
reduction in leakage power dissipation of the devices, which results in reduction in overall
power dissipation. These are the reasons to maintain the operating temperature of a device at
a certain level [10].
There is a constant demand for high-performance processors in mobile and
performance desktops as well as servers and workstations. The drive for higher performance
has led to greater integration and higher clock frequency of microprocessor chips. The 3D
integration technology addresses the needs for high performance and an increased level of
functional integration with the advantage of its enhanced packaging density. The need for
performance and integration as well as die size optimization of 3D integration leads to
discriminatory clusters of high-power units. These result in higher heat flux concentration in
certain areas of the die and lower heat flux concentration in other regions on the die resulting
in large temperature gradients of the die [10]. This uneven thermal distribution and presence
of hotspots due to spatially non-uniform heat fluxes within the die can cause physical stress
that further reduces reliability and can cause chip failure [11].
Thermal management issues have become increasingly important for 3D integrated
circuit design due to increasing number of power sources and close proximity of heat sources
from vertically stacked cores. Compared to 2D design, the amount of current per unit
footprint of the chip is increasing in 3D design [12]. This manifests in more heat generated
for unit footprint, leading to thermal problems. In addition, 3D ICs have higher thermal
resistance along heat conduction paths to heat sink causing large temperature rise. Thus,
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temperature is increasing and hotspots are produced in the chip with highest amount of heat
flux density, which translates into higher heat dissipation. The temperature affects the
reliability of 3D ICs in diffusion effects, dielectric breakdown, ion movement,
electromigration, thermal cycling and performance drift [13]. Therefore effective cooling of
electronic chips is become increasingly important for their reliable performance [14]. Nonuniform power map of Intel Core 2 Duo processor with core and cache including power
variation scale is shown in Figure 1.2.

Figure 1.2: Non-uniform power map: Intel Core 2 Duo processor [15].
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1.3 Cooling Techniques for Integrated Circuits

There are different mechanisms for handling integrated chip cooling issues and they
are broadly categorized into passive and active cooling. Passive cooling includes thermal
conduction (pastes, metal lines, and vias), natural convection (finned heat sinks, ventilation
slots) and radiation (coating paints). There is no need of active circuitry, comparatively
simple design makes these devices generally inexpensive, and they offer higher performance.
But, when compared to active cooling, passive cooling offers typically worse performance.
Active cooling uses external components such as forced convection (fans, nozzles), pumped
loops (heat exchangers, cold plates) and refrigerators (peltier/thermoelectric and vapor
compression based) which requires input power [11].
Adaptive and non-adaptive cooling are the two categories in active cooling devices
based on the adaptability of IC cooling. An adaptive cooling system is one in which a closedloop feedback of the temperature of the chip is incorporated, which helps in creating
temperature-aware cooling system. There is no temperature feedback mechanism in nonadaptive cooling system to identify hotspots, thus it doesn’t address the spatially non-uniform
thermal profiles [11].
1.3.1. Current IC Cooling Techniques

Heat sink fan (HSF)-based, macrofluid-based, MEMS-based, refrigeration and
microfluid-based cooling are the different cooling techniques. Among these, fan-based
cooling is the most widespread technique for cooling chips, which uses heat spreader and
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forced convection methods. Electronic chips are immersed in a pool of inert dielectric at
macro scale in macrofluid-based cooling. Creating complex structures with advanced
microfabrication techniques to promote the conduction and dissipation of heat in conjunction
with air or liquid is used in MEMS-based cooling [16].
Refrigeration systems such as vapor compression, gas compression, or thermoelectric
devices are used to cool integrated circuits in refrigeration-based cooling. An evaporator is
attached to the chip, which has a contact temperature less than the cooling air temperature
resulting in significant increase in heat dissipation from the chip [17]. Small volumes of
liquids on the order of microliters are pushed into channels across the surface of an IC in
order to conduct and dissipate heat along with flow stream in microfluid-based cooling.

1.3.2 Liquid Cooling

The first microfluidic cooling device was the microchannel heat sink proposed in the
early 1980’s. In three-dimensional integrated circuits, air cooling is not appropriate due to
heat flow density of air is very low and it is hard to cool the bottom die. Microchannel-based
liquid cooling technique can address this issue and remove up to 200-400 W/cm2, with the
potential to reach 1000 W/cm2. An elaborated view of TSVs and microchannels in a 3D chip
stack is shown in Figure 1.3.
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Figure 1.3: Microchannels and TSVs elaborated view in the 3D chip stack [18].

Direct (immersion) and indirect cooling are the two types of liquid cooling
techniques. In direct cooling, liquid coolant is in direct contact with electronic circuit and
liquid must be dielectric to protect electronic circuit. In indirect cooling, coolant is not in
contact with electronic circuit and water can be used, which is cheap and has superior
thermal properties. Microchannels are commonly used for indirect liquid cooling of
integrated circuits. Intrachip and interchip cooling are two types of microchannel-based
cooling. In intrachip, channels are fabricated directly into the chip, whereas in interchip, gap
between chips in three-dimensional stacks is used to fabricate channels.
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Figure 1.3 shows a 3D IC consists of RF, analog, memory and processor dies which
dissipate power. Microchannels are incorporated in between die to provide cooling to the
active circuit. Microchannels are fabricated into a silicon chip with diameters ranging from
10 to 100 µm, which allows extremely high surface area for unit volume of liquid flow and
low thermal resistance. An external pressure source is used to pump liquid into
microchannels with high pressure. Then coolant goes through the microchannels; it takes
away the heat that is generated in the 3D IC [11] [19]. Heat removal through microchannels
is a combination of conduction, convection and coolant flow. Heat dissipated in surrounding
regions conducts to the microchannel sidewalls and those are coated with high thermal
conductive material like diamond to spread the heat more effectively. Dissipated heat is then
absorbed by flowing fluid through convection which is taken away by the moving flow [20].
The flow of liquid in channels can be either single phase in which liquid flow will
remove the heat or two phase flow in which both liquid and vapor remove the heat. When the
heat flux density is too high so that liquid will absorb heat and its temperature increases, the
liquid will become vapor and it forms two-phase flow. Two-phase flow has a capability of
achieving higher cooling efficiency when compared to single-phase flow. There is a need of
huge amount of coolant due to vaporization.
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1.4 Thermal Test Chip
Thermal test chips are used to characterize the thermal behavior of integrated circuits.
Thermal test chip mimics the power dissipation of a real chip and at the same time measures
the temperatures at different locations using integrated heaters and sensors [21]. Their basic
principle of operation is known power is applied to heating element and simultaneously
measures the temperature increment associated with it. There are different thermal test chip
designs proposed in the literature with different topologies of heat sources and temperature
sensors, including bumps or wire bonding interconnection possibilities and variable chip
sizes using chip array combinations [22].
Thermal test chip is capable of dissipating several tens or hundreds of watts. Simple
resistors, active bipolar transistors or MOSFET devices will act as power source based on
joule heating phenomenon. It is hard and expensive to design a heat source using active
devices, even though it provides high degree of freedom during thermal experiments. Simple
approach of either polysilicon or metal resistors is used as heat source elements. Resistance
temperature detectors (RTDs) or diodes are implemented to use on chip temperature
measurement. Temperature-sensing diodes can be implemented in a small area, whereas it
needs complex and expensive steps for fabrication like diffusion and implantation [23]. RTDs
show high linearity and are easy to fabricate.
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1.4.1 Resistive Heaters
Resistors are commonly used as heat source elements due to simple and inexpensive
fabrication process. Current flows through resistive heater and generates heat based on joule
heating phenomenon. Polysilicon and metal resistors are the two main options that are
available to use as resistive heating elements. Sheet resistivity of polysilicon is high when
compared to metal. When compared to polysilicon heating resistors, metal film resistors offer
better uniformity across the wafer and also have low temperature coefficient of resistance
values as shown in Figure 1.4. By using metal film resistors, constant power dissipation will
be obtained during thermal measurements and can easily obtain steady state conditions [22].

Figure 1.4: Temperature variation of resistance for polysilicon and metal films [22].

Tungsten (W) is commonly used as resistive heater material due to its excellent
property of resistant to electromigration. Besides, tungsten shows excellent stability of
electrical properties, comparative high resistivity, standard deposition techniques and high
melting point. A thin buffer layer of titanium nitride is used as an adhesion promoter for
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tungsten (W) layer. Resistivity of the material varies depending on the type of deposition and
conditions for deposition, like power and annealing temperature. To obtain the stable thermal
behavior of heater, test chip is thermally annealed in forming gas. Resistivity of CVD
tungsten material is 9.28X10-8 Ω.m for a stack of TiN/W/TiN.
1.4.2 Temperature Sensor

Resistance temperature detectors (RTD) and diodes are the two main options for on
chip temperature measurement in thermal test chip design. Temperature-sensing diodes can
be implemented in a small area, but there is a need for complex fabrication steps like
diffusion and implantation. Resistance temperature detector is nothing but a metal resistor; it
shows high linearity and also has simple and inexpensive fabrication steps. Resistance of
metal varies with temperature, and this character is utilized to measure the temperature in a
broad range of applications [24]. Metals are the most linear elements for sensing the
temperature, but they have low resistivity and moderate sensitivity. Metal temperature
sensors have a disadvantage due to low resistivity resulting in low resolution.
Resistance temperature detectors are fabricated of pure metals like platinum, copper,
nickel and its alloys (Nichrome, etc.). Metals used for temperature sensors are characterized
by large temperature coefficient of resistance (TCR), high melting temperature, and steady
thermoelectric characteristics [12]. Platinum sensors are used for accurate temperature
measurements in the lower temperature range. Physical and chemical properties of platinum
are very stable. As shown in Figure 1.5, platinum has linear characteristics in the narrow
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temperature range when compared to copper (Cu), and nickel (Ni). Besides, platinum is
chemically inert; it shows excellent long-term stability and well-established fabrication
process. So, platinum is chosen as a material for temperature sensors.

Figure 1.5: Resistance of the metallic sensors in the function of temperature.

In resistance temperature detector, resistance varies linearly according to changes in
the temperature. First-order approximation of RTD equation is used to measure the
temperature based on change in sensor resistance. Temperature variation is specified by the
sensor resistance at room temperature (Ro), sensor resistance at temperature T and
temperature coefficient of resistance (α), which is 3850×10-6/0K for platinum. The RTD
equation is given by
(1.1)
where

= change in temperature and
α = temperature coefficient of resistance.
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The above first-order equation is used to measure the temperature in the sensor with
respect to change in sensor resistance.
1.5 Thin Film Deposition Techniques

There are various methods for deposition of thin films on substrate depending upon
the melting point of the material, temperature of deposition, bonding between the substrate
and the material, etc.
1.5.1 Physical Vapor Deposition

Physical vapor deposition is when target material is physically removed from a source
by evaporation or sputtering, transported through a vacuum by the energy of the vapor
particles, and condensed as a film on the surface of substrates [25]. Thermal evaporation
either by resistive or by electron beam heating and sputtering are the commonly used
techniques in PVD. Metals, alloys, metal oxides, carbides and nitrides with excellent coating
adhesion can be deposited using PVD. Low throughput due to low deposition rate, poor step
coverage and need for line of sight path between source and substrate are the disadvantages
with PVD.
Evaporation process is when source of evaporation is heated in a dedicated container
by energy source to a suitable temperature [26]. Thermally agitated atoms leave the surface
of the evaporated material and form a thin film on the substrate under high vacuum
conditions. Substrates are heated and substrate holders are rotated during deposition to obtain
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good uniformity and step coverage. Quartz crystal oscillator is used to monitor the deposition
rate of the thin film. Evaporation is a simple, inexpensive process and films of high purity
can be deposited, whereas it is hard to evaporate alloys due to different melting points and
refractory metal deposition is difficult due to high temperature requirements.
Sputtering is a PVD process in which energetic ions, usually Ar+ from plasma, hit a
target material and knock metal atoms out of a target. These knocked-out atoms are deposited
on a wafer substrate placed near to the target [26] [27]. A target material is introduced into a
chamber of high vacuum along with substrate. Glow discharge with target as cathode and
substrate as anode is used to generate ion bombardment. Breakdown of inert argon gas will
create glow discharge. It can be used to deposit a wide variety of metals, insulators and their
mixtures and to obtain deposited thin film composition similar to the target material. In-situ
cleaning of the substrate is an added advantage of sputtering. Sputtered thin film may have
argon incorporation which is a disadvantage with this technique.
1.5.2 Chemical Vapor Deposition

Chemical vapor deposition is a widely used fabrication technique to deposit thin films
of high purity and high performance in various forms. It is a process in which thin film is
deposited on a heated substrate surface from a vapor by a chemical reaction occurring on or
in the vicinity of the surface [28]. The growth rate and properties of the material can be
controlled by changing the substrate material, substrate temperature, reaction gas mixture
composition and total pressure gas flow, etc. High deposition rate, conformal growth on side
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walls, possibility of selective deposition, uniform thickness and high-purity thin film are the
advantages with CVD. It has some limitations in the form of high deposition temperature,
which leads to restrictions on type of substrates and thermal budget. It causes stress in the
films deposited on materials with different thermal expansion coefficients, resulting in
mechanical instabilities in the deposited films [29].
CVD methods are categorized according to parameters such as energy source,
pressure, temperature, etc. An energy source is required to enable the molecules to reach
activation energy. Thermal and plasma-enhanced CVD come under this category in which
heat source and plasma formation through ionization of gasses is used as activation energy
source. If the chamber pressure was decreased, it would decrease density and increase
velocity of atoms resulting in net increase of deposition layer thickness. Atmosphericpressure (APCVD), low-pressure (LPCVD) and ultra-high-vacuum CVD (UHV-CVD) come
under pressure category in which deposition chamber pressure is varied. Hot wall and cold
wall reactor types are two major categories of CVD reactors based on temperature. In hot
wall reactor both wafers and walls of reactors are heated, whereas in cold wall reactors only
wafers are heated.
In chemical vapor deposition, gaseous reactants of source material are admitted into
reaction chamber; a chemical reaction occurs near or on a heated substrate surface as shown
below [28].
(1.2)
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CVD technique is used to deposit silicon, polysilicon, oxide, nitride, tungsten, diamond, etc.
Chamber pressure, temperature and precursor reactants have impact on uniformity, thickness,
purity, and deposition rate of the thin film material.
1.5.3 Copper Interconnects Deposition

Interconnects in an integrated circuit are having a crucial role in determining the
system performance, power dissipation and efficient heat conduction paths [30]. Aluminum
was the interconnect material for so many years, but it was replaced by copper due to its low
resistivity, more resistance electromigration failures and high thermal conductivity compared
to aluminum. Copper has challenges like difficulties in patterning with conventional etching
techniques, junction spiking, poor oxidation and corrosion resistance, etc. To address the
challenges with copper, IBM introduced a unique additive processing technique named as the
damascene process in 1990.
1.5.3.1 Damascene Process

Damascene is an additive process. It addresses the challenges with copper by
eliminating the need to etch copper and depositing special barrier layers to avoid copper
diffusion and oxidation. Instead of etching, it uses chemical mechanical planarization. Barrier
materials of Ta, TaN, TiN and TiW are deposited to prevent the intermixing of materials
above and below the barrier. There are two different types of damascene called single
damascene and dual damascene process depending on individual or combined processing
steps. In single damascene, vias and metallization have different processing steps. In dual
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damascene, certain similar process steps are combined for vias and metallization to reduce
the time and cost of process.
Damascene process starts with dielectric deposition. Dielectric is etched with respect
to defined photoresist pattern, and then barrier layer such as Ta or TiN is deposited using
PVD over the pattern dielectric to prevent the interaction of metal and dielectric. A copper
seed layer is applied over the barrier layer by PVD or CVD for better adhesion of Cu with
underlying barrier layer and to act as catalytic material during the electroplating process. It is
very important to have a seed layer surface uniform and free of oxides, otherwise poor seed
layer can result in voids formation and effect on charge transfer during electroplating. On top
of seed layer, pattern is then filled by electroplating, also known as electrochemical
deposition (ECD). Finally, the surface is planarized to remove the excess copper using
chemical mechanical polishing (CMP).
1.5.3.2 Electrochemical Deposition

The electrochemical deposition methods are least expensive, highly productive and
readily adoptable among various methods of thin film copper deposition onto substrates such
as PVD, CVD and sputtering [31]. In an ECD process, a conducting surface is immersed in a
solution containing metal ions and the surface is electrically connected to a power supply that
passes current through the surface to the solution; the resulting metal will be deposited on the
surface [32]. Wafer coated with PVD copper seed layer acts as a conducting surface and
electrolyte solution is prepared with CuSo4 and H2O. A simple electrochemical cell to
represent the copper electrochemical deposition is shown in Figure 1.6.
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Figure 1.6: Copper electrochemical cell to represent the electrochemical deposition process
[32].
1.5.3.3 Chemical Mechanical Planarization (CMP)

Chemical mechanical planarization is used to remove topography from silicon oxide,
metal and polysilicon surfaces. CMP is a process of smoothing and planing surfaces with the
combination of chemical and mechanical forces to remove unwanted conductive and
dielectric materials from the wafer surface [33]. The step heights that are caused by thin film
deposition on top of nonplanar features are planarized to provide a flat surface for further
levels of processing. Copper dishing and SiO2 erosion are two phenomenal drawbacks that
occur due to overpolishing of patterned copper wafers during the CMP.
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Copper dishing is defined as the difference in height between the center of copper line
and the point where SiO2 levels are off. The SiO2 erosion is defined as the difference in the
oxide thickness before and after polishing. These issues have to be addressed; otherwise,
thickness of copper will be reduced and copper dishing leads to nonplanarity of the surface.
Dummy oxide patterns are placed on wider metal to avoid copper dishing. Dummy metal
patterns are uniformly distributed to avoid oxide erosion. Schematic representation of copper
dishing and oxide erosion is shown in Figure 1.7.

Figure 1.7: Schematic representation of copper dishing and SiO2 erosion [33].
1.6 Conclusion

The performance improvement with 3D integrated circuit technology and thermal
performance challenges with it are discussed. The different cooling approaches and how
liquid cooling address the needs for large power dissipation have been studied. An overview
of thermal test chip with integrated heaters and sensors is discussed. Different approaches of
heaters and sensors and reasons for selection of tungsten and platinum as heaters and sensors
are addressed. In addition, the various thin film deposition techniques for platinum, tungsten
and copper deposition are reviewed. The problems of dishing and erosion with chemical
mechanical planarization and solutions are outlined.
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CHAPTER 2

DESIGN AND FABRICATION OF THERMAL TEST CHIP AND LIQUID COOLING
BLOCK
2.1 Thermal Test Chip Design

The thermal test chip (25.6 mm x 26 mm area) consists of resistive heaters and
temperature sensors in order to mimic the power dissipation of a real chip, and at the same
time, we can measure the temperature at different locations. The materials used in this device
were tungsten resistive heaters and platinum temperature sensors with copper acting as the
metal connection to the aluminum wire bond pads. The substrate was silicon wafer of 8-inch
(200 mm) diameter with superficial layer of silicon dioxide grown on top, which acts as an
insulator. A total of nine masks were used for the chip fabrication. The cross-section view of
thermal test chip with heaters, sensors, metal routing and pad connection is shown in Figure
2.1. The layout diagram of the thermal test chip with heaters and sensors is shown in Figure
2.2. All the dimensions of the layout are in mm.
Thermal test chip has resistive heaters of two different kinds with a power of 10 W
and 20 W on the area of 1 mm x 2 mm and 2 mm x 2 mm. There are thirty 10 W and six 20
W tungsten heaters in the thermal test chip, which are acting as hotspots with a heat flux
density 500 W/cm2. Heaters are made of a thin-film stack Ti/TiN/W/TiN in the form of
serpentine pattern as shown in Figure 2.3. The reason that tungsten (W) was selected for the
resistive heater is because it is a refractory metal able to withstand high temperatures,
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relatively non-reactive and has low resistance [1]. Titanium (Ti) was used as an adhesive
promoter to make tungsten adhere to the substrate. As shown in Figure 2.3(b), the serpentine
pattern of the heaters has a line width of 120 µm and line spacing of 115 µm. The thickness
of films deposited was around Ti 250 Å/ TiN 400 Å/ W 1800 Å/ TiN 250 Å.

M1: 50/185 µm: L/S, 1 µm thickness Cu
V1:0.6 µm x 0.6 µm, 0.66 µm height Cu

M2:250/205 µm: L/S, 1 µm thickness Cu
V2:0.6 µm x 0.6 µm, 0.6 µm height Cu

Pt= 1,200A

W=1,800A

Al pad 100 µmx100 µm
V1:0.6 µm x 0.6 µm, 0.6
µm height Cu
Sensor: Ti/TiN/Pt/TiN
Serpentine pattern

Heater: Ti/TiN/W/TiN
Serpentine pattern

2000 Å oxide
between sensor
&heater

Figure 2.1: Thermal test chip cross-section diagram with detailed information about tungsten
heaters (W), platinum sensors (Pt), copper metal (M1, V1, M2, V2) connections and
aluminum (Al) pad.
The temperature sensors area is 0.2 mm x 0.2 mm. There are 72 temperature sensors,
which are placed below and next to each heater to measure the temperature variations of
heaters with and without liquid flow. Sensors are made of thin-film stack Ti/TiN/Pt/TiN in
the form of serpentine pattern as shown in Figure 2.3(a). The reason that Pt was selected as
temperature sensor is because it is a thermally stable noble metal and its electrical resistivity
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is linearly dependent on temperature for the range of temperatures we are interested in [2].
The temperature coefficient of the Ti/Pt film is 0.0033~ 0.0039 K-1 and can be used up to 800
0

C [3]. Ti was used as an adhesive promoter in order to make platinum well adhesive to the

substrate. The dimensions of the sensors were 0.2 mm x 0.2 mm with a line width and
spacing of 10 µm in the form of serpentine pattern as shown in Figure 2.3(c). The thickness
of the Ti/TiN/Pt/TiN films deposited was around Ti 250 Å/ TiN 400 Å/ Pt 1200 Å/ TiN 500
Å.
Copper was used as metal connection between heaters, sensors and aluminum wire
bonding pads. We have two levels of copper metal routing from sensors to bonding pads. The
reason that copper was selected as metal routing is because it has low resistance and is
resistant to electromigration compared to aluminum. Copper was deposited using damascene
process. Copper was electroplated on the PVD copper seed layer deposited with Ta diffusion
barrier layer. The dimensions of copper metal were with a width of 250 µm to support 0.5
amp current to the heaters without electromigration. Copper metal was slotted to avoid
erosion and dishing while doing the chemical mechanical polishing (CMP). The thickness of
the copper metal was 1 µm to provide low resistance path to the heaters and sensors.
Outside electrical connections of the power supply to the heaters and sensors are
made using wire bonding. We used gold (Au) wire bonding on aluminum (Al) bond pads,
which is the industry standard. Gold wire is used because of its oxidation resistance, high
electrical conductivity, and its proven reliability bonding with IC’s pads and the package pins
[4]. Thermal test chip has aluminum wire bonding pads of dimensions 100 µm x 100 µm at
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the bottom and top for the sensors and heaters respectively. Thickness of aluminum pads is
of 6000 Å to support 0.5 amp current to the heaters.

Temperature sensor

20 Watt Resistive Heater

10 Watt Resistive Heater

Figure 2.2: Layout diagram of the thermal test chip with resistive heaters and sensors
that are drawn in dimensions. All dimensions are in mm.
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Figure 2.4 gives the top view of the thermal test chip. The blue color is the tungsten
heater, brown is platinum temperature sensor, pink is copper metal 1 , green is copper metal 2
and red color depicts aluminum wire bond pads. Layout was drawn using Micro Magic
Software and the Graphic Database System (GDS) was exported. GDS was nothing but
industry standard layout data format used for mask preparation. Based on the design
specifications for the test chip mentioned above, nine masks were designed and fabricated.
Thermal test chip was fabricated using these designed masks. Theoretical calculations that
are used to design temperature sensor, resistive heaters and sensor metallization are shown in
Chapter 3.
2.2 Thermal Test Chip Process Flow

Silicon wafers of 8-inch diameter are preliminarily cleaned with SPM (sulfuric acid
and hydrogen peroxide mixture) cleaning solution to remove organic materials, including
remaining photoresist from the wafer surface. Then they are cleaned with RCA (Radio
Corporation of America) clean, which is a standard set of wafer cleaning steps in order to
remove organic and ionic contaminants before high-temperature processing steps. RCA clean
involves two standard cleaning steps: SC1 (Standard Cleaning 1) and SC2 (Standard
Cleaning 2) that are followed in sequence to remove organic and ionic contaminants
respectively. SC1 is a mixture of NH4OH, H2O2 and H2O used for organic and particle clean.
SC2 is a mixture of HCL, H2O2 and H2O used to remove the remaining traces of metallic
contaminants, some of which were introduced in SC1 cleaning step. Finally, wafers are
rinsed in water and dried. Hereafter, this process is mentioned as standard wafer cleaning.
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(a)

(b)

(c)

Figure 2.3: (a) The thermal test chip layout showing heaters in blue color and sensors in red
color. (b) Magnified view of 20 W heater serpentine pattern (Width/Spacing: 120 µm/115
µm). (c) Magnified view of sensor in serpentine pattern (Width/Spacing: 10 µm/10 µm).
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Figure 2.4: Top view of the thermal test chip with tungsten heaters in blue, platinum sensors
in brown, copper metal 1 in pink, copper metal 2 in green and aluminum pads in red colors.
In the figure green wide metal is not a single connection; it appears like that due to the image
resolution.
Process begins with undoped thermal oxidation of silicon wafers with a target
thickness of 3000 Å, which acts as an excellent electric insulator and has high breakdown
electric field. A mixture of high-purity hydrogen and oxygen is used at ~ 10000 C inside of
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the furnace tube to produce water vapor to grow oxide on silicon. It is known as wet
oxidation and has an advantage in the form of high growth rate. The equation that represents
wet oxidation is shown in equation 2.1.
(2.1)
Measurements were done before and after thermal oxidation to calculate oxide
thickness; it was found that the wafer has 16 Å of natural oxide. The thickness increased to
2850 Å-3150 Å after oxidation. Thermal oxidation forms oxide film on the backside of
wafer. This layer was removed before titanium deposition. Particle removal from the
backside of the wafer is done before any important thermal processing steps are done to the
wafer, to avoid particles diffusion into silicon wafer. In the backside wafer cleaning, wafers
are flipped over and chemicals are dispensed into backside of the wafer. Cleaning was done
by indirect physical forces that are applied through the wafer with chemicals. Hereafter, this
process is mentioned as wafer backside cleaning.
As shown in Figure 2.5(a), titanium (Ti)/titanium nitride (TiN) of thickness 250 Å and
400 Å was deposited on top of oxide with PVD (physical vapor deposition) to act as an
adhesion promoter and diffusion barrier for platinum temperature sensor, followed by a thinfilm stack of platinum (Pt) and titanium nitride of thickness 1,200 Å and 500 Å deposited
with physical vapor deposition to be used as temperature sensor. Wafer backside cleaning
was done to remove the particles that may have been introduced during the previous process
steps.
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Photo resist(PR)
3000 Å Oxide Hard Mask(HM)
Ti 250 Å/TiN 400 Å/Pt 1200 Å/TiN 500 Å
3000 Å furnace oxide
200 mm(8-inch) diameter Si wafer

(a)

Pattern PR & Oxide HM

(b)

PR ashing ,then Pt etch based on oxide HM pattern

(c)

Remove Ox HM

(d)
Figure 2.5 (a)-(d): Schematic illustration of platinum temperature sensor process flow
in thermal test chip.
During etching, selectivity between different materials is poor with photoresist (PR)
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or organic etch masks. Hard masks (HM) of either dielectric or metal can help in addressing
this situation. To obtain better selectivity during platinum etching, we used an oxide hard
mask. Oxide HM of thickness 3000 Å deposited using plasma-enhanced chemical vapor
deposition (PECVD) at a temperature of 4000 C with silane (SiH4) as source material.
Equation 2.2 represents the CVD oxide deposition.
2.2
Following the CVD oxide deposition, backside of the wafers was cleaned to remove
the particles that were introduced during the oxide deposition. Wafers are coated with
positive photoresist and exposed to ultraviolet (UV) light for patterning the photoresist and
the platinum serpentine pattern. As shown in Figure 2.5(b), oxide HM was patterned and
etched using fluorocarbon-based plasma etching. Following the oxide hard mask patterning,
resist was ashed away with plasma ashing. Platinum thin film stack was patterned using the
oxide hard mask pattern shown in Figure 2.5(c). As shown in Figure 2.5(d), the sacrificial
oxide hard mask was etched away, after platinum patterning, to form the temperature sensors.
Wafer backside was cleaned and then rinsed in deionized water to remove the residual
contaminants.
Platinum sensors and tungsten heaters were isolated with a thin layer of silicon
dioxide. Intermetallic dielectric (IMD) spacing between platinum and tungsten was made
very small in order to obtain very accurate temperature measurements. Plasma-enhanced
chemical vapor deposition (PECVD) was used to deposit 1000 Å thickness of SiO2 at a 4000
C with silane (SiH4) as a source material, as shown in Figure 2.6(a). Wafers were inspected to
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analyze impurities, particles, and residues that could be present on smooth surfaces, using
total reflection X-ray fluorescence (TXRF). If residues or impurity particles were found on
the wafer, wafers were cleaned to avoid contamination. The backside of the wafers was
cleaned and critical oxide thickness was measured on top of platinum features.

1000 Å CVD oxide deposition

(a)

TiN 400 Å/W 1800 Å/TiN 250 Å deposition

(b)

Etch Tungsten(W features are large,so we etched
W before oxide dep)

(c)
Figure 2.6 (a)-(c): Schematic illustration of tungsten resistive heaters process flow in thermal
test chip.
Titanium (Ti)/ titanium nitride (TiN) of thicknesses 250 Å and 400 Å respectively,
were deposited on top of the oxide. This metal structure acts as an adhesion promoter and
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diffusion barrier for tungsten (W) resistive heaters. As shown in Figure 2.6(b), 1800 Å of
tungsten (W) was deposited using chemical vapor deposition (CVD) process. WF6 was used
as a source element. On top of the tungsten, titanium nitride of a thickness 250 Å was
deposited using physical vapor deposition. Again, backside of the wafers was cleaned to
remove the particles that were introduced during the previous deposition process steps, using
hydrogen fluoride (HF) and nitric acid.
Tungsten was etched before oxide deposition, due to large feature size of heaters.
Wafers were coated with positive photoresist of thickness 19,500 Å and exposed to UV light
for patterning the photoresist and tungsten resistive heaters. As shown in Figure 2.6(c),
tungsten thin film stack was patterned in the form of serpentine pattern with line width of 120
µm and spacing of 115 µm. In the environment of N2/H2, remaining etched tungsten was
ashed away. Again, wafer backside cleaning was done. Metal etch polymer and residual resist
was cleaned by NMP (N-methyl pyrollidone).
As shown in Figure 2.7(a), oxide of a thickness 15,000 Å was deposited on top of
patterned tungsten heaters. Plasma-enhanced chemical vapor deposition (PECVD) was used
to deposit oxide at 4000 C with silane (SiH4) as a source material. Thickness of the oxide was
measured on top of tungsten resistive heaters, and it was found to be 1.5 µm. The topography
resulting from the patterned tungsten film creates a very nonplanar intermetallic dielectric
(IMD) oxide surface. This nonplanarity creates difficulties in the next level processing steps.
Wafers are polished with chemical mechanical planarization (CMP) on oxide surface to
remove the topography from silicon dioxide. This process uses a combination of corrosive
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chemical slurry in association with polishing pad. Hereafter, this process is mentioned as
oxide CMP.

1.5 µm CVD oxide deposition

(a)
~ 0.6 µm CMP stop in oxide

Measured Oxide thickness over W

(b)
Figure 2.7 (a)-(b): Schematic illustration of oxide deposition on top of tungsten heaters and
polishing of oxide surface.

As shown in Figure 2.7(b), oxide surface was polished to make it uniform of
thickness 0.6 µm on top of tungsten features. After CMP, oxide thickness was measured and
it was found to be 0.6 µm and 0.7 µm on top of tungsten resistive heaters and platinum
temperature sensors, respectively.
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Wafers are cleaned, after oxide CMP, with standard SPM/RCA wafer cleaning
process. Next, photoresist is applied on top of a wafer by spin coating. Contacts for the
heaters are defined through photoresist, by exposing wafers to the UV light. As shown in
Figure 2.8(a), trenches of depth 0.6 µm are etched into oxide with respect to the patterned
photoresist. These contacts are of size 0.6 µm x 0.6 µm, and oxide etching stops on top of
titanium nitride/tungsten stack. After oxide etching for contacts, resist was ashed away from
the wafer in the plasma environment. Residual resist was cleaned with NMP (N-methyl
pyrollidone) following the wafer backside cleaning.

W via etch,stop in TiN

(a)

Pt via etch,stop in TiN

(b)
Figure 2.8 (a)-(b): Schematic illustration of oxide trench etching for contacts for
tungsten heaters and platinum sensors.
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Photoresist is spin coated on top of wafers for the litho process of oxide etching for
the contacts of platinum sensor. Contacts for temperature sensors are defined through resist
by exposing wafers to the UV light. As shown in Figure 2.8(b), trenches of depth 0.7 µm are
etched into oxide based on patterned photoresist. These contacts are of size 0.6 µm x 0.6 µm,
and oxide etching stops on top of titanium nitride/platinum stack. Next, resist was ashed
away from the wafer in the plasma environment. NMP (N-methyl pyrollidone) was used to
clean the residual resist, and then the backside of the wafer was cleaned.
Copper was used as a metal contact for connecting heaters and sensors to the
aluminum wire bonding pads. Copper has low resistivity, which leads to higher performance
and lower joule heating when compared to aluminum. These properties help copper in
allowing highest current densities with small feature sizes. Copper is more resistive to
electromigration failures due to its lower activation energy and has high thermal conductivity
providing efficient heat conduction paths. Damascene process is used to deposit copper as a
contact metal and via.
Contacts are etched into oxide for both heaters and sensors, and single damascene
process is used for copper deposition. Tantalum diffusion barrier layer of thickness 250 Å is
deposited using physical vapor deposition (PVD) to avoid copper diffusion into oxide layer.
Copper seed layer of thickness 1000 Å is deposited on top of tantalum using PVD. Following
the seed layer deposition, contacts are electroplated with copper of thickness 1.2 µm using
electrochemical deposition (ECD) and annealed to sinter the copper. Excess copper was
removed by polishing to planarize the wafer surface using chemical mechanical polishing
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(CMP). As shown in Figure 2.9(a), copper polishing was stopped on oxide layer. Backside of
the wafer was cleaned to remove the copper particles that are loosely adhered to backside.

Single Damscene process for contacts

(a)

1000 Å SiN deposit,1 µm oxide dep

(b)
M1

Repeat Single Damscene process for M1 trench(with
1000 Å SiN cap)

(c)
Figure 2.9 (a)-(c): Schematic illustration of copper deposition for contacts and metal 1.
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Next, silicon nitride of thickness 1000 Å is deposited. It is used as diffusion barrier
against Cu oxidation and diffusion. Pre-heat, chemical treatment and silicon nitride film
deposition are the three processing steps in silicon nitride deposition. The pre-heat is to
stabilize the copper resistance. NH3 chemical treatment is used to remove Cu2O for
improving the adhesion between copper surface and silicon nitride film. Chemical vapor
deposition (CVD) was used to deposit silicon nitride of thickness 1000 Å. On top of nitride,
oxide of thickness 1 µm deposited with silane (SiH4) as a source material is shown in Figure
2.9(b). Next, backside of the wafer was cleaned to remove the adhered particles on backside.
On top of wafers, photoresist is spin coated for the litho process of oxide trench
etching for metal 1 copper. Patterns for metal 1 are defined through resist by exposing wafers
to the UV light. Trenches of depth 1 µm are etched into oxide based on patterned photoresist,
and etching stops on underlying silicon nitride layer. Next, resist was ashed away from the
wafer in the plasma environment. Hydrofluoric acid was used to remove the contact polymer.
Silicon nitride of thickness 1000 Å was etched with blanket etching. After nitride blanket
etching, residual resist was cleaned with NMP, contact polymer was cleaned with HF, and
wafer backside was cleaned to remove the particles.
Physical vapor deposition (PVD) was used to deposit tantalum diffusion barrier layer
of thickness 250 Å. Tantalum prevents copper diffusion into oxide. On top of tantalum,
copper seed layer of thickness 1000 Å is deposited using PVD. After the seed layer
deposition, oxide trenches are filled with copper of thickness 1.5 µm using electrochemical
deposition (ECD) and annealed to sinter the copper. Chemical mechanical polishing (CMP)
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was used to remove the excess copper by polishing the wafer surface. As shown in Figure
2.9(c), polishing was stopped on oxide layer to make copper metal thickness 1 µm. Backside
of the wafer was cleaned to remove the copper particles that are adhered at the backside from
the vacuum chuck.
Next, silicon nitride of thickness 500 Å is deposited using chemical vapor deposition
(CVD). It acts as a diffusion barrier against copper oxidation and diffusion. On top of nitride,
oxide of thickness 0.6 µm is deposited with CVD using silane (SiH4) as a source material.
Next, backside of the wafer was cleaned to remove the adhered particles from the backside.
M2
V1
M1

Repeat Single Damscene process for V1 and M2
trench

Figure 2.10: Schematic illustration of process flow for via 1 (V1) and metal 2 (M2)
depositions with single damascene process.
Wafers are spin coated with positive photoresist. By exposing to the UV light, via 1
patterns are defined through photoresist. As shown in figure 2.10, trenches of depth 0.6 µm
are etched into oxide based on patterned photoresist, and etching stops on underlying silicon
nitride layer. Next, resist was ashed in the plasma environment, and contact polymer was
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removed with HF. Silicon nitride of thickness 500 Å was removed in via 1 pattern by blanket
etching. After nitride blanket etching, residual resist was cleaned with NMP and contact
polymer was cleaned with HF and wafer backside was cleaned to remove the particles.
PVD is used to deposit tantalum diffusion barrier layer of thickness 250 Å and copper
seed layer of thickness 1000 Å. Next to seed layer deposition, via 1 trenches are electroplated
with copper of thickness 1 µm using electrochemical deposition and annealed to sinter the
copper. CMP is used to remove the excess copper by polishing the wafer surface. Wafer
backside was cleaned to remove the particles that are accumulated on backside. CVD is used
to deposit silicon nitride of thickness 1000 Å and silicon oxide of thickness 1 µm using silane
(SiH4) as source material. Wafer backside was cleaned to remove the particles that are
introduced during the CVD nitride and oxide deposition.
Photoresist is spin coated on top of oxide for the litho process of metal 2 trench
etching. Wafers are exposed to UV light to define metal 2 patterns through photoresist.
Trenches of depth 1 µm are etched into oxide based on patterned photoresist, and etching
stops on silicon nitride. Next, resist was ashed in the plasma environment and contact
polymer was removed with HF. In etched metal 2 patterns, silicon nitride of thickness 1000 Å
was etched with blanket etching. After nitride etching, residual resist was cleaned with NMP,
contact polymer was cleaned with HF and wafer backside was cleaned to remove the
particles that are added from the vacuum chuck.
Tantalum diffusion barrier layer of thickness 250 Å and copper seed layer of thickness
1000 Å are deposited using PVD. Next, metal 2 trenches are electroplated with copper of
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thickness 2 µm using electrochemical deposition (ECD) and annealed to sinter the copper.
CMP is used to remove the excess copper by polishing the wafer surface and to make metal 2
copper thickness 1 µm as shown in Figure 2.10. Backside of the wafer was cleaned to
remove the copper particles that are added from the previous steps on the backside.

7000 Å Oxide Dep,Pattern
M2
V1
M1
W/Pt contacts

(a)
Base line Al dep and pattern
M2
V1
M1
W/Pt contacts

(b)
7000 Å Oxide Dep and partial
etch

M2
V1
M1
W/Pt contacts

(c)
Figure 2.11(a)-(c): Schematic illustration of process flow for aluminum and oxide
passivation layer deposition.
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Silicon nitride of thickness 1000 Å and silicon oxide of thickness 0.7 µm are
deposited using chemical vapor deposition (CVD). Backside of the wafer was cleaned to
remove the particles that are introduced during the CVD process. Photoresist is spin coated
on top of oxide for the litho process of aluminum pad trench etching. Aluminum pad patterns
are defined through resist by exposing to UV light. As shown in Figure 2.11(a), trenches of
depth 0.7 µm are etched into oxide based on patterned photoresist, and etching stops on
silicon nitride. Resist was ashed away and contact polymer was removed with HF. Blanket
etch was used to remove the silicon nitride of thickness 1000 Å. After nitride etching,
residual resist was cleaned with NMP, contact polymer was cleaned with HF and wafer
backside was cleaned to remove the particles that are added from the vacuum chuck.
As shown in Figure 2.11(b), aluminum tri-stack is deposited on top of oxide. Physical
vapor deposition (PVD) is used to deposit titanium of thickness 500 Å, aluminum (contains
0.5%Cu) of thickness 6000 Å and titanium nitride of thickness 250 Å. On top of aluminum
tri-stack, wafers are spin coated with positive photoresist for the litho process of aluminum
etching. Aluminum metal patterns are defined through resist by exposing to the UV light.
Based on patterned photoresist, aluminum tri-stack was etched. Resist was ashed away with
EKC 265, residual resist was cleaned with NMP and backside of the wafer was cleaned to
remove the adhered particles on backside. Aluminum was annealed at 3500 C for 30 minutes
in nitrogen gas environment.
Aluminum probe pads are of size 100 µm x 100 µm. After aluminum pad patterning,
wafers are probe tested at the center and edge to verify the connectivity and resistance
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measurements for the heaters and sensors. Next, silicon oxide of thickness 0.7 µm is
deposited using chemical vapor deposition (CVD) as shown in Figure 2.11(b). Processed
thermal test chip has to be bonded with liquid cooling block. In order to obtain good oxideto-oxide bonding, thermal test chip oxide surface was polished with chemical mechanical
polishing (CMP). After oxide CMP, wafers are cleaned with SPM and RCA cleaning solution
for smoothness.
2.3 Cooling Block Design and Fabrication

A microchanneled silicon (Si) cooling block was fabricated using MEMS
(Micro Electrical Mechanical Systems) technology. Eight-inch (200 mm) diameter silicon
wafers are used as a substrate. The microchannels, where liquid cooling agent is passing
through, were formed by bonding of two trench-channel-etched Si wafers. After bonding the
two wafers, 32 cooling-block-channeled dies were formed. Each cooling block die contains
trench groves of depth 70 µm and were Bosch etched in each wafer. The trench etch Si
surface was then coated with 1 µm thickness of ultra-nano crystalline diamond (UNCD) film
in order to increase the thermal conductivity as well as to increase the wear resistance of Si
cooling block. The 1 µm thickness oxide film was deposited on diamond film and followed
by oxide CMP (chemical mechanical polishing) process to provide a good planar surface for
oxide-to-oxide bonding. Finally, by joining two wafers in face-to-face mode, 140 µm height
of cooling micro channels were formed.
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Figure 2.12: Layout of cooling block bottom design with six different blocks of
microchannels. Dark blue area represents channels in the cooling block.
The microchannel-based liquid cooling design was done by UTC Aerospace Systems.
The entire cooling block size was 25600 µm x 26000 µm, which consists of six different
cooling block channels. The layout of cooling block is shown in Figure 2.12, where six
different designs of cooling blocks were implemented. Different combinations of silicon
pillars were incorporated in six blocks of the cooling block design in order to study the
dependences of cooling block design on cooling efficiency. This is similar to pin-fin design,
which provides low thermal resistance and high heat spreading area for given space and low
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pressure. The sea of different types of Si pillars was located inside the microchannel in order
to create rigorous turbulence flow of cooling agent during cooling. The smoothly rounded
islands reduce resistance to incoming liquid flow stream and enhances the turbulence flow.
Layer#2: 70 µm Si etch for cooling block
channel, align to layer #1

Layer#3: 100 µm Si etch for scribe line
(300 µm width), align to layer #1.

Layer#1: 1 µm Si etch for micrascan
align target.

Figure 2.13: Cooling block top layout description with detailed information about alignment
target, cooling block channel and scribe line.
As shown in Figure 2.13, the cooling block was generated by using three mask layers,
namely alignment target, cooling block channel and scribe line mask layers. The white color
region is the microchannels for cooling liquid, pink region is the silicon islands and blue
color is the scribe line. Alignment targets include micrascan alignment target, wafer-to-wafer
bond targets and veneers. Micrascan alignment target is nothing but a target based on which
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next layers are printed. Wafer-to-wafer bond targets are incorporated into design for both
cooling block bonding and thermal test chip bonding with cooling block. After wafer
bonding, veneers are used to measure the wafer-to-wafer bond misalignment. The scribe line
of size 300 µm width is used to etch silicon after bonding the thermal test chip to the cooling
block. The etching of silicon after thermal test chip to cooling block bonding is required to
expose wire bond pads on the thermal test chip.
The schematic illustration of process flow for cooling-block microchannel fabrication
is explained in Figure 2.14. Two separate 8-inch (200 mm) diameter silicon (Si) wafers are
used to fabricate cooling block bottom and top designs. After that, they are bonded face to
face to form channels in cooling block. Wafers are preliminarily cleaned with SPM cleaning
solution to remove organic materials, including remaining photoresist from the wafer surface.
Then they are cleaned with RCA clean which is a standard set of wafer cleaning steps in
order to remove organic and ionic contaminants before high-temperature processing steps.
RCA clean involves two standard cleaning steps SC 1 and SC 2 that are followed in sequence
to remove organic and ionic contaminants respectively. Finally, wafers are rinsed in
deionized water and then dried. Hereafter, this is mentioned as standard wafer cleaning.
Wafers are coated with positive photoresist and exposed to UV light for patterning the
photoresist using alignment key mask. As shown in Figure 2.14(a), based on patterned
photoresist alignment, key targets of thickness 1 µm are etched into silicon. Photoresist was
stripped away from the wafer in the plasma environment and wafer goes with standard
cleaning procedure of SPM/RCA cleaning. Better selectivity with different materials in
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etching can be obtained with hard mask, whereas organic masks have a problem with
selectivity during etching. Oxide hard mask (HM) of thickness 2 µm is deposited with
plasma-enhanced chemical vapor deposition (PECVD) at a temperature of 4000 C with silane
(SiH4) as a source material.
Particles can be introduced on backside of wafer surface from wafer handling with
either an electrostatic or vacuum chuck or from plates and stages in the vacuum chamber.
Particle removal from the backside of the wafer is done before any important thermal
processing steps are done to the wafer to avoid particle diffusion into silicon wafer.
Therefore, it is very important to clean backside of the wafer surface after every process step
that may expose the wafer to dielectric and metallic contamination. In the backside wafer
cleaning, wafers are flipped over and cleaned by indirect physical forces that are applied
through the wafer with chemicals that are dispensed to the backside of the wafer. Hereafter,
this is mentioned as backside wafer cleaning.
After CVD oxide deposition, backside of the wafer was cleaned. Wafers are spin
coated with photoresist on oxide hard mask (HM) and exposed to UV light for patterning the
photoresist. As shown in Figure 2.14(b), oxide hard mask was patterned and etched with a
depth of 2 µm for both micro channel and scribe line patterns. Following the oxide HM
patterning, resist was ashed away with plasma ashing and then standard wafer cleaning.
Again, photoresist was spin coated to pattern the scribe line of width 300 µm and exposed to
UV light to pattern the photoresist. Based on patterned photoresist, silicon was etched with a
depth of 30 µm in scribe line area using scribe line mask, as shown in Figure 2.14(c). Next,
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resist was stripped away from the wafer in the plasma environment, following the standard
wafer cleaning.
Oxide hard mask pattern was used to etch both microchannels and scribe line pattern
simultaneously. As shown in Figure 2.14(d), silicon of depth 70 µm was etched in both
microchannels and scribe line using deep reactive ion etcher (DRIE). Next, standard wafer
cleaning procedure of SPM/RCA was used to remove the residuals on the wafers.
Hydrofluoric acid (HF) was used to etch residual oxide hard mask following the standard
wafer cleaning and backside wafer cleaning.

1 µm Align key etch

(a)

2 µm Oxide Hard mask deposition and patterned

(b)
Figure 2.14: Schematic illustration of process flow for cooling-block microchannel
fabrication. (a) 1 µm align key etch. (b) oxide hard mask deposition and patterned.
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PR

30 µm Scribe street etch

(c)

70 µm
100 µm

70 µm cooling block& scribe street etch

(d)

70 µm
100 µm
Strip oxide Hard mask& 1 µm diamond
deposition

(e)
Figure 2.14 (Continued.): Schematic illustration of process flow for cooling-block
microchannel fabrication. (c) scribe line etch. (d) 70 µm micro channel and scribe street etch.
(e) oxide HM strip and diamond deposition.
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70 µm
100 µm

1 µm oxide deposition&CMP

(f)

70 µm

Cooling block top

70 µm

Cooling block
bottom

100 µm

100 µm

Cooling block wafers bonded face-to-face

(g)
Figure 2.14 (Continued.): Schematic illustration of process flow for cooling-block
microchannel fabrication. (f) 1 µm oxide deposition and CMP. (g) cooling block bonded
face-to-face.
Thermal conductivity of diamond is high when compared with other materials. On top
of cooling block wafers, diamond of thickness 1 µm with grain size 200- 300 nm is deposited
for extreme heat transfer as shown in Figure 2.14(e). Hot-filament CVD (chemical vapor
deposition) was used to deposit 1 µm thickness UNCD (ultra-nano crystalline diamond) at
8000 C. Next, plasma-enhanced chemical vapor deposition (PECVD) was used to deposit 1
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µm thickness of oxide at 4000 C with silane (SiH4) as a source material. As shown in Figure
2.14(f), oxide surface was polished with chemical mechanical polishing (CMP) in order to
obtain smooth surface for wafer bonding.
Separately processed cooling block wafers are bonded face-to-face to form
microchannels in the cooling block. In the first masking step, wafer-to-wafer bond alignment
keys and veneers are etched into silicon using alignment key mask. This wafer-to-wafer bond
alignment key is used for bonding the top and bottom cooling blocks. As shown in Figure
2.14(g), microchannels of cooling blocks are formed with a depth of 140 µm. Bottom side of
the wafer stack is thinned down to 100 µm, which is 30 µm above the microchannels.
2.4 Thermal Test Chip and Cooling Block Wafer-to-Wafer Bonding

As explained in the previous sections, thermal test chip and cooling block top and
bottom wafers are fabricated on 8-inch silicon wafers of same die size. Cooling block wafers
are bonded face-to-face using oxide bonding to form microchannels. After bonding, wafers
are thinned in both sides to make total wafer thickness 200 µm. To evaluate the cooling
efficiency, thermal test chip wafer was attached to the cooling block wafer by wafer-level
bonding as shown in Figure 2.15. Alignment keys are deposited into thermal test chip during
aluminum deposition, which are used for thermal test chip and liquid cooling block bonding.
Bottom side of bonded cooling block was thinned down and oxide deposited in order to bond
thermal test chip to it. Oxide-to-oxide wafer bonding was used for thermal chip and cooling
block bonding. Oxide surface has to be mirror polished to obtain good wafer bonding.
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Liquid cooling block
Oxide bonding

SiO2

Cu pad (Cu/Ta)
Si3N4

Al Pad

Heater: TiN/W/TiN

Sensor: TiN/Pt/TiN

Figure 2.15: Schematic diagram of the liquid cooling block attached on top of thermal test
chip.
After wafer-level bonding, 32 cooling efficiency test units were obtained from the one
wafer-bonded pair after dicing. It is worth mentioning that the cooling block die was formed
on temperature sensor die by autodicing by thinning the cooling block wafer before actually
dicing the temperature sensor dies. It was possible since the temperature sensor die was
designed 300 µm larger than the cooling block die in each side where bond wire pads are
located to be wire bonded into printed circuit board (PCB). Processed wafer dicing was done
by autodicing by grinding the wafer and etching the scribe line to the depth of cooling block.
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2.5 Wafer-to-Wafer Bonding Integrity

Wafer-to-wafer bonding usage is growing rapidly in MEMS applications. Voids and
microvoids, as well as foreign particles and the voids or cracks associated with them, are the
defects that exist between wafers. It is very difficult to detect these defects with X-ray
imaging due to very little size. Infrared imaging will work, but the resolution of the image is
limited by poor contrast, enabling only large defects to be seen. Silicon wafers are nearly
transparent to very high-frequency ultrasound. Defects constituted of “air gaps” have the
property of reflecting all of the ultrasound which strikes them. They are acoustically opaque,
while the silicon layers between which they lie are acoustically transparent. These two
reasons make acoustic microimaging the most suitable method for imaging and analyzing
these defects. Acoustic microimaging is a non destructive method, which makes it a more
suitable technique in cost-effective industry.
A raster scanning transducer that emits pulses of ultrasound into the bonded wafer
pair and collects the return echoes is used in acoustic microimaging. Pulses sent into the
wafer pair are focused at bond interface location. The return echo is then converted into
acoustic data and used to make acoustic images. If a wafer pair consists of direct bonded
interface, there will be no reflection and the resulting image will be black in color, due to
amplitude of the return image is zero. If there is a void or unbonded area at the bond
interface, the amplitude of the return echo signal is very high. An unbonded or void area will
be imaged more brightly than bonded areas. In Figure 2.16, an acoustic image of cooling
block wafers bonded face-to-face using oxide bonding is shown, where bright areas indicate
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the voids, which are cooling block channels, and the dark grey areas indicate the perfect
bonding interface. The resulting image shows a perfect bonding of two cooling block wafers
with channel formation [5] [6] [7].

Figure 2.16: Acoustic image of cooling block wafers bonded face-to-face. The bright areas
indicate the disbonded areas, representing cooling block channels. Dark grey areas indicate
bonding.
2.6 Scotch and Blue Tape Test

Scotch and blue tape test are qualitative test techniques that are used to measure the
wafer bond strength. In this technique, pressure-sensitive tape is applied onto the thinned
bonded wafer and rapidly stripped. Three possibilities arise: a) thinned wafer is completely
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removed from bonded wafer, b) thinned wafer is not at all removed, or c) the wafer is
partially removed or removed in patches. As this test is only qualitative, we can distinguish
complete lifting, partial lifting and no lifting of thinned wafer from bonded surface. The
information that obtained from these tests was, if the film was peeled, the bonding was very
weak; otherwise bonding was strong. Cooling block bottom and top wafers are bonded and
thinned with TMAH etch. Scotch and blue tape test are done to measure the bond adhesion
strength as shown in Figure 2.17. The results show thinned top wafers are not lifted with
Scotch tape test, but partially lifted with blue tape test.

Scotch tape test
Scotch tape test

Blue tape test
Blue tape test

Figure 2.17: Cooling block wafers after bonding, thinning with TMAH etch, Scotch and blue
tape tests for wafer bond strength measurement.
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CHAPTER 3
THERMOELECTRIC CHARACTERIZATION OF THERMAL TEST CHIP AND
LIQUID COOLING BLOCK
3.1 Theoretical Calculations

Thermal test chip is proposed for thirty 10-watt and six 20-watt heaters. The heaters
are designed to dissipate 420 watts of power. Seventy-two temperature sensors are spread
across the chip to measure the temperature variations from one point to the other.

Left sensor (2 mm
away from the heater)

Sensor metal 1 connections

Center sensor

Right sensor (2 mm
away from the heater)

Heater metal 2 connections

10-watt heater

Figure 3.1: Schematic diagram representing a 10-watt heater (in light blue color), the sensors
(in red color), copper metal 1 (pink) and metal 2 (dark blue) connections.

59
As shown in Figure 3.1, for each 10-watt heater, one of the sensors is placed at the
center and the other two on either side, along the same line, 2 mm away from the heater.
Sensors are in red color, 10-watt heaters are in light blue color, sensor metal 1 connections
are in pink color and heater metal 2 connections are in dark blue color. For each 20-watt
heater, the sensors are placed 150 µm away on each side as shown in Figure 3.2.

Left Sensor

20-watt heater

Heater metal2 connections

Sensor metal 1 connections

Right Sensor

Figure 3.2: Schematic diagram representing a 20-watt heater (in light blue color), the sensors
(in red color), copper metal 1 (pink) and metal 2 (dark blue) connections.
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3.1.1 Temperature Sensor
The area of a platinum temperature sensor is 0.2 mm x 0.2 mm. Resistivity of Ti/TiN/
Pt/ TiN thin film stack was found to be 11.93 x 10-8 Ω. m. The sensor was designed to have a
resistance of 200 Ω. As shown in the Figure 3.3, sensor was designed in the form of
serpentine pattern with line width and spacing of 10 µm. Effective number of squares was
calculated in the serpentine pattern by subtracting the corner correction. Based on these
parameters, thickness of the resistance was calculated.

Figure 3.3: Schematic diagram of platinum (Pt) temperature sensor in the form of
serpentine pattern. All the dimensions in the diagram are in µm.
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The temperature sensors have the following parameters:
Platinum sensor resistance (R) = 200 Ω
Thin film stack (Ti/TiN/Pt/TiN) resistivity (ρ) = 11.93 x 10-8 Ω. m
Line width of the resistor (W) = 10 µm
Total length of the serpentine pattern (L) = 20.9 x 10-3 m
Number of squares (L/W) = 209
Corner correction = 18 x 0.44 = 7.92
Effective number of squares = number of squares - corner correction = 201.08
Thickness (t) = (ρ/R) x effective number of squares = 1200 A0
As shown in Figure 3.1 and Figure 3.2, temperature sensors are connected with
copper metal 1 (in pink color) of thickness 1 µm and width 50 µm. Thick and wide metal was
used to reduce the metal connection resistance to the sensors. Resistivity of copper was found
to be 1.897 x 10-8 Ω. m. The parameters of longest copper metal 1 wire connected to one lead
of the sensor were used for metal 1 resistance measurements. Resistance was calculated
based on these parameters and the sensor metal 1 connection resistance is given by:
Copper resistivity (ρ) = 1.897 x 10-8 Ω. m
Length of copper metal 1 wire (L) = 25000 µm
Width of metal 1 wire (W) = 50 µm
Copper metal 1 thickness (t) = 1 µm
Resistance (R) =

= 9.487 Ω
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3.1.2 Tungsten 10-Watt Heater
The test chip has thirty hotspot heaters of 10-watt type. The 10-watt hotspot heater
was designed to dissipate a heat flux density of 500 W/cm2 in an area of 2 mm x 1 mm. As
shown in Figure 3.4, heaters are designed to have a resistance of 40 Ω in the form of
serpentine pattern with line width of 120 µm and spacing of 115 µm. Heaters are supplied
with 20 volts and 0.5 amps to dissipate 10 watts. Tungsten is the material chosen to build the
resistive heater. Resistivity of tungsten (TiN / W / TiN) thin film stack was found to be 9.52 x
10-8 Ω. m.

Figure 3.4: Schematic diagram of 10-watt tungsten heater in the form of serpentine pattern.
All the dimensions in the diagram are in µm.
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The characteristics of the heaters are:
Tungsten (TiN / W / TiN) thin film stack resistivity (ρ) = 9.52 x 10-8 Ω.m
Heater resistance (R) = 40 Ω
Line width of the resistor (W) = 120 µm
Total length of the serpentine pattern (L) = 9920 µm
Number of squares = (L / W) = 82.666
Corner correction = 16 x 0.44 = 7.04
Effective number of squares = number of squares - corner correction = 75.626
= 1800 A0

Thickness (t) =

3.1.3 Tungsten 20-Watt Heater

The test chip has six hotspot heaters of 20-watt type. The 20-watt hotspot heater was
designed to dissipate a heat flux density of 500 W/cm2 on the area of 2 mm x 2 mm. As
shown in Figure 3.5, tungsten heaters are designed to have a resistance of 79.66 Ω in the
form of serpentine pattern with line width of 120 µm and spacing of 115 µm. Heaters are
supplied with 40 volts and 0.5 amps to dissipate 20 watts.
The characteristics of the heater are:
Tungsten thin film stack (TiN/ W / TiN) resistivity (ρ) = 9.52 x 10-8 Ω.m
Thickness of tungsten (t) = 1800 A0
Line width of the resistor (W) = 120 µm
Total length of the serpentine pattern (L) = 18920 µm
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Number of squares (L/W) = 157.666
Corner correction = 16 x 0.44 = 7.04
Effective number of squares = number of squares - corner correction = 150.62
Resistance (R) =

= 79.66 Ω

Figure 3.5: Schematic diagram of 20-watt tungsten heater in the form of serpentine
pattern. The dimensions in this figure are in µm.
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As shown in Figure 3.1 and Figure 3.2, 10-watt and 20-watt heaters are connected
with copper metal 2 (in dark blue color) of thickness 1 µm and width 250 µm. Thick and
wide metal was used to reduce the metal connection resistance to the heaters and to avoid
electromigration. The parameters of longest copper metal 2 wire connected to one lead of the
heater were used for metal 2 resistance measurements. Resistance of the heater metal 2
connection was calculated based on these parameters and is given by:
Copper resistivity (ρ) = 1.897 x 10-8 Ω. m
Length of copper metal 2 wire (L) = 25000 µm
Width of metal 2 wire (W) = 250 µm
Copper metal 2 thickness (t) = 1 µm.
Resistance (R) =

= 1.897 Ω

3.2 Scanning Electron Microscope (SEM)
In scanning electron microscope, images are obtained from samples using a beam of
electrons instead of light, like other microscopes. The first stage in an SEM is the electron
gun. It consists of an electron source (cathode) used to produce a beam of electrons. Next
stage is a pair of electrodes consists of grid and anode, which extract and accelerate the electrons. Then the beam passes through these lenses and apertures, which condense the beam
and control the incident beam current. The beam passes through a pair of scanning coils,
which deflect the beam in the x and y axe to scan a rectangular pattern over the sample surface. A schematic diagram that represents the working principle of typical SEM is shown in
Figure 3.6.
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Figure 3.6: A schematic diagram representing the working principle of SEM showing the important elements [1].
There are two types of electron scattering, namely elastic and inelastic scattering,
which occur during the exchange of energy between electron and the sample. Elastic scattering occurs due to the reflection of high-energy electrons, whereas inelastic scattering occurs
due to the emission of secondary electrons. Specialized detectors are used to detect both elastic and inelastic scattering [2]. The current is generated from the electron detectors and images of the sample are displayed on the monitor.
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3.3 Results
3.3.1 Scanning Electron Microscope Imaging
3.3.1.1. Test Chip Imaging
SEM image of platinum temperature sensor is shown in Figure 3.7(a). Sensor is in the
form of serpentine pattern with line width and spacing of 10 µm. After etching, platinum
pattern was found to have smooth surfaces and sidewalls. A cross-section of the thickness of
the thin film stack is shown in Figure 3.7 (b). From the cross-section image, thickness of thin
film stack Ti / TiN / Pt / TiN was found to be 240 Å / 420 Å / 1030 Å / 540 Å. The
thicknesses of the films that are obtained from the SEM images are matched with theoretical
design values.

(a)

(b)

Figure 3.7: SEM images of platinum temperature sensor (a) serpentine pattern (b) thickness
measurements.
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Tungsten resistive heater SEM images are shown in Figure 3.8. Heaters are in the
form of serpentine pattern with line width of 120 µm and line spacing of 115 µm. The surface
morphology of tungsten was found to be very smooth. The cross-sections of the heater at a
magnification of 20k and 50k are shown in Figure 3.8 (a) and figure 3.8 (b) respectively.

(a)

(b)

Figure 3.8: SEM images of tungsten resistive heater (a) x20k (b) x100k.
Platinum temperature sensors and tungsten resistive heaters are separated by very thin
oxide of thickness 2000 Å. The SEM image representing the cross-section of the thin oxide
isolation between heater and sensors is shown in Figure 3.9. From the cross-section, the
thickness of the oxide was found to be almost similar to the desired value. As explained in
previous chapter, oxide was deposited on top of patterned tungsten heaters and polished to
remove the topology from the oxide surface. After polishing, oxide thickness was measured
on top of platinum / thin isolation oxide / tungsten stack, and it was found to be 0.198 µm, as
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shown in Figure 3.9.

Figure 3.9: SEM image representing the cross-section of thin oxide, which separates the
sensor and heater.

Similarly, the thickness of the oxide was measured on top of tungsten features at the
location of vias, where there is no platinum sensor underneath, and it was found to be 0.6
µm. Vias of thickness 0.6 µm are etched into oxide for providing metal connections to the
heaters. As shown in Figure 3.10 (a), oxide etching stops on titanium nitride, which is on top
of tungsten. From the Figure 3.10 (b), oxide thickness in the vias was measured and it was
found to be 0.608 µm. The measured values match the desired values. Side walls of the vias
are found to be very smooth from the SEM images.
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(a)

(b)
Figure 3.10: SEM images of vias etched into oxide on top of tungsten for metal connections
(a) at a magnification of x25k (b) at a magnification of x50k and via thickness were
measured.
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3.3.1.2 SEM Images of Liquid Cooling Block
Silicon liquid cooling block was designed with six liquid cooling channels with
different kinds of pin-fin structures in order to determine the most efficient structure. In
Figure 3.11, dark blue color indicates microchannels through which cooling liquid flows.
Channels were formed by face-to-face bonding of two silicon wafers in which trenches of
depth 70 µm are etched by silicon deep reactive ion etching. Four regions in Figure 3.11 are
marked with red color, which is used for imaging the cooling block device.

Figure 3.11: Cooling block device depicting regions marked with red color of which SEM
images are obtained.
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Different combinations of silicon pillars are incorporated into the design as different
blocks. These combinations are used for creating the turbulence flow in the liquid flow path.
Different pattern density of silicon pillars are used for creating pressure in the liquid flow
path. In block #1, two different combinations of silicon pillars of size 150 µm x 35 µm
named as large islands and 120 µm x 35 µm named as small islands form a rectangular pattern. At the center of the wafer, silicon pillars are etched with a depth of 70 µm as shown in
Figure 3.12 (a). At the edge of the wafer, silicon pillars are etched with a depth of 91 µm as
shown in Figure 3.12 (b). Etching depth was more at the edge when compared to the center
of the wafer. This was due to the fact that reactant gases were more at the edge than at the
center of the wafer in the deep reactive etcher (DRIE).

(a)

(b)

Figure 3.12: SEM images of silicon pillars in block #1 of size 150 µm x 35 µm in the form of
rectangular pattern (a) center (b) edge of the wafer.
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Silicon pillars of size 120 µm x 35 µm in the form of rectangular pattern are named
as small islands in block #1, and their SEM images are shown in Figure 3.13. At the center of
the wafer, silicon pillars are etched with a depth of 62.5 µm as shown in Figure 3.13 (a). At
the edge of the wafer, silicon pillars are etched with a depth of 72.4 µm as shown in Figure
3.13 (b). Because the reactant gases in DRIE differ from the center to the edge of the wafer,
there is a difference in silicon etching from the center to the edge of the wafer.

(a)

(b)

Figure 3.13: SEM images of silicon pillars in block #1 of size 120 µm x 35 µm in the form of
rectangular patterns (a) center (b) edge of the wafer.
When compared to the large islands, silicon etching depth was low in small islands.
This was due to the fact that the density of small island pattern is high when compared to the
density of large island patterns. The spacing between small islands was 40 µm, whereas
spacing between large islands was 60 µm.
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Silicon pillars of size 1120 µm x 35 µm in the form of rectangular line pattern are
named as line structures in block #2, and their SEM images are shown in Figure 3.14. At the
center of the wafer, silicon pillars are etched with a depth of 63.7 µm as shown in Figure 3.14
(a). At the edge of the wafer, silicon pillars are etched with a depth of 74.2 µm as shown in
Figure 3.14 (b). This line structure forms straight lines and are separated by a distance of 42
µm, which provides low pressure to the liquid flow. There is a difference in silicon etching
from the center to the edge of the wafer due to the reactive gases variation in deep reactive
ion etching (DRIE).

(a)

(b)

Figure 3.14: SEM images of silicon pillars of size 1120 µm x 35 µm in the form of
rectangular straight line pattern in block #2 (a) center (b) edge of the wafer.
Silicon pillars in the form of circular pattern with diameter of 35 µm are named as
circular pillars in block #4, and their SEM images are shown in Figure 3.15. At the center of
the wafer, silicon pillars are etched with a depth of 58.3 µm as shown in Figure 3.15 (a). At
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the edge of the wafer, silicon pillars are etched with a depth of 73.8 µm as shown in Figure
3.15 (b). These circular pillar structures are very dense and they are separated by a distance
of 18 µm as shown in Figure 3.15 (c).

(a)

(b)

(c)
Figure 3.15: SEM images of silicon pillars of diameter 35 µm in the form of circular pillars
in block #4 (a) center (b) edge of the wafer (c) circular pillars cross-sectional view.

76
3.3.2 Experimental Testing of The Test Chip
The test chip was fabricated on 8-inch diameter wafer, which consists of 32 dies of
the same size. As shown in Figure 3.16, center and edge dies of the wafer were used for
experimental testing. After fabrication, testing was done to verify the connectivity of the
metals, resistance measurement for the heaters and sensors. Variation in the sensor resistance
was measured by applying power to the heaters. Temperature was calculated based on the
variation in sensor resistance. The equation that is used to calculate the resistance is given by:

(3.1)
where

= Resistance at temperature T
= Resistance at room temperature
α = Temperature coefficient of resistance (TCR)
= Change in temperature

Figure 3.16: Wafer die map of thermal test chip wafer. Center and edge dies are used for
measurement.

77
Wafer probe station of 6-inch diameter was used for experimental testing.
Connectivity of the metals for the heaters and sensors was verified. Resistance for the 10watt, 20-watt heaters and sensors were measured and it was found to be 43.67 Ω, 86.81 Ω and
216.98 Ω. The results are found to be similar to the theoretical calculations. As shown in
Figure 3.1, center sensor is placed right below the 10-watt heater separated by thin oxide of
thickness 2000 Å. Similarly, left and right sensors are placed 2 mm away from the 10-watt
heater. As shown in Figure 3.2, sensors are placed 150 µm away on each side for the 20-watt
heaters. Resistance variations in the sensors are measured by applying current from 0 to 0.6
amps to the tungsten heaters of type 10-watt and 20-watt.
Center die (die #13) of the wafer was tested and values are summarized in Table 3.1.
By varying current from 0 to 0.6 amps to the 10-watt heaters, variation in the sensor
resistance was measured. Based on equation 3.1, the corresponding temperatures are
calculated and summarized in Table 3.1.
Table 3.1: Sensor Resistances and Corresponding Temperatures for 10-Watt Heaters
Measured at the Center Die of the Wafer.
10-watt heater (die # 13) at the center of the wafer
Measured Sensor Resistance
(ohm)
Voltage (V)
0
3
6
11
17
23
32
40

Current (A)
0
0.05
0.1
0.2
0.3
0.4
0.5
0.6

Left
227.25
227.47
227.99
230.36
234.44
240.73
250.18
264.76

Center
226.45
227.1
228.68
234.41
244.43
260.18
284.89
323.35

Right
227.56
227.81
228.08
230.58
234.49
241.18
250.39
265.25

Calculated Temperature (° C)
Left
27.0
27.3
27.8
30.6
35.2
42.4
53.2
69.9

Center
27.0
27.7
29.6
36.1
47.6
65.7
94.0
138.1

Right
27.0
27.3
27.6
30.4
34.9
42.5
53.1
70.0
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Edge die (die #3) of the wafer was tested and values are summarized in Table 3.2.
Sensors resistance variation was measured by varying current from 0 to 0.6 amps to the 10watt heaters. The corresponding temperatures are calculated based on equation 3.1, and
values are summarized in Table 3.2.
There is a variation in the resistance and corresponding temperature measurements
from the center to the edge of the wafer. This difference was attributed to probe station
vacuum chuck which is smaller in size (6-inch diameter) when compared to the wafer size
(8-inch diameter). So, probe station vacuum chuck acted as heat sink at the center of the
wafer but not at the edge of the wafer. At the center die (die #13) of the wafer, vacuum chuck
absorbs some part of the heat that was generated from the heaters. Due to small vacuum size,
it doesn’t absorb the heat at the edge die (die #3) of the wafer, so there is a decrease in
temperature measurements at the center die of the wafer when compared to the edge die of
the wafer.
Table 3.2: Sensor Resistances and Corresponding Temperatures for 10-Watt Heaters
Measured at the Edge Die (die #3) of the Wafer.
10-watt heater (die # 03) at the edge of the wafer
Calculated TemperaMeasured Sensor Resistance(ohm)
ture (° C)
Voltage (V) Current (A)
0
0
3
0.05
6
0.1
11
0.2
17
0.3
23
0.4
32
0.5
40
0.6

Center
216.98
217.61
219.19
224.58
234.05
249.95
270.33
323.51

Center
27
27.8
29.6
36.1
47.4
66.5
90.9
154.5
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From the values in Table 3.1, a plot of sensor resistance variation with respect to the
heater power was plotted. As shown in Figure 3.17, more than 100 % overload was applied to
the 10-watt heater, and sensor resistances were measured at left, center and right locations to
the heater. The variations in the sensor resistance for left and right sensors are similar. This is
due to the fact that they are placed at the same distance of 2 mm away from the 10-watt
heater, as shown in Figure 3.1. The center sensor was placed right below to the heater, so
there is a difference in the resistance from the sensor located at the center of the heater to
sensors on either side to the heater.

Figure 3.17: A plot representing the variation in sensor resistances with respect to 10-watt
heater power in the center die (die #13) of the wafer.
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Temperature was calculated based on equation 3.1 and summarized in Table 3.1. As
shown in Figure 3.18, these temperature measurements are plotted with respect to the current
applied to the 10-watt heater. The temperature measurements at the right and left sides of the
heater are similar. There is a difference in temperature measurements from the center to the
sides of the heater.

Figure 3.18: A plot representing the temperature measurements with respect to the current
applied to the 10-watt heaters at the center die (die #13) of the wafer.
From the values in Table 3.2, a plot of sensor resistance variation with respect to the
heater power at the edge die (die #3) of the wafer was plotted as shown in Figure 3.19. More
than 100 % overload was applied to the heater. As shown in Figure 3.1, center sensor located
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right below the 10-watt heater was used for resistance measurement.

Figure 3.19: A plot representing the variation in sensor resistance with respect to the 10-watt
heater power in the edge die (die #3) of the wafer.
As shown in Figure 3.20, temperature measurements are plotted with respect to the
current applied to the 10-watt heater at the edge die of the wafer. It was found that
temperature varies exponentially with the current applied to the heater. This indicates that
heat is spreading uniformly in all directions. As explained previously, there was a difference
in the temperature measurements from the center die to the edge die of the wafer. Wafer
probe station vacuum chuck absorbs heat at the center die of the wafer but not at the edge die
of the wafer. This was due to the fact that wafer probe station vacuum chuck was smaller in
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size (6-inch diameter) compared to the actual wafer size (8-inch diameter).

Figure 3.20: A plot representing the temperature measurements with respect to the current
applied to the 10-watt heater at the edge die (die #3) of the wafer.
The 20-watt heater in the center die (die #13) of the wafer was tested and values are
summarized in Table 3.3. Sensor resistance was measured by varying current from 0 to 0.5
amps for the 20-watt heaters. The corresponding temperatures are calculated based on
equation 3.1 and values are summarized in Table 3.3.
Sensors are placed 150 µm away on each side from the 20-watt heaters, as shown in
Figure 3.2. A plot representing the sensor resistance variation with respect to the heater
power supplied to the 20-watt heater is shown in Figure 3.21. The sensor resistance was
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found to be similar for both right and left sensors. This was due to the fact that both right and
left sensors are of similar distance from the 20-watt heater.
Table 3.3: Sensor Resistances and Corresponding Temperatures for 20-Watt Heaters
Measured at the Center Die (die #13) of the Wafer.
20 Watt heater(Die # 13)

Voltage (V)
0
6
11
22
33
50
64

Current (A)
0
0.05
0.1
0.2
0.3
0.4
0.46

Measured Sensor Resistance
(ohm)
Left
Right
220.59
220.08
229.45
231.98
231.26
233.64
237.43
240.23
249.24
252.2
272.65
276.08
300.74
301.82

Calculated Temperature
(° C)
Left
Right
27.0
27.0
37.4
41.0
39.6
43.0
46.8
50.8
60.7
64.9
88.3
93.1
121.4
123.5

Figure 3.21: A plot representing the variation in sensor resistance with respect to the 20-watt
heater power at the center die (die #13) of the wafer.
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As shown in Figure 3.22, temperature sensor measurements are plotted with respect
to the current applied to the 20-watt heater at the center die (die #13) of the wafer. We
observed that temperature varies exponentially with the current applied to the heater. This
indicates that heat is spreading uniformly in all directions. The plot also indicates that
temperature measurements are the same for both left and right sensors due to the same
distance from the heater.

Figure 3.22: A plot representing the temperature measurements with respect to the current
applied to the 20-watt heater at the center die (die #13) of the wafer.
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3.4 Conclusion
A thermal test chip and liquid cooling block were designed and fabricated. The chip
was designed with thirty resistive heaters of type 10-watt and six heaters of type 20-watt to
simulate the device as a high-power server device. The total power dissipation was 420 watts
and hotspot heaters are designed to dissipate heat flux density of 500 W/cm2. A total of 72
temperature sensors are incorporated into the design to measure the temperature variations
across the chip. Thick copper metal was used to supply power to both heaters and sensors
from the aluminum pads. Silicon wafers of 8-inch diameter are used to fabricate the thermal
test chip. Step and repeat process was used to fabricate the chip using nine masks. The
heaters and sensors were isolated by a thin oxide of thickness of 2000 Å to ensure electrical
isolation and good sensitivity.
Silicon liquid cooling block was designed and fabricated using MEMS technology
and it has six liquid cooling channels. Channels are formed by joining two silicon wafers
face–to-face in which trenches of depth 70 µm are etched by deep reactive ion etching
(DRIE). Channels are coated with diamond to provide good thermal conductivity. Oxide
bonding technology was used to join the two cooling block wafers. After oxide deposition,
the surface morphology, roughness of the films and cross-sections of the wafers were
obtained from images of scanning electron microscope. These parameters were found
suitable for bonding. The thickness of the platinum, tungsten, oxide and copper metal was
measured and found to be as required. The chip was tested to verify the connectivity of the
metals and ensure that the resistance values are as required. Variation in the sensor resistance
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was measured by applying power to the heaters. We observed linear relationship between
resistance of sensor and the current applied to the heaters. Temperature was calculated from
the change in the values of the sensor resistance. There was a difference in the temperature
from the center to the edge of the wafer. This is believed to be attributed to the effects of heat
dissipated through the wafer vacuum chuck contacting the wafer center. The fabricated
devices are found to meet the requirements for the testing of cooling block performance.
Cooling block was attached to the thermal test chip using wafer-to-wafer oxide
bonding. Successfully fabricated liquid cooling test system wafers will be delivered to UTC
Aerospace System in order to further study the efficiency of liquid cooling method.
3.5 Future Work

Through silicon vias (TSVs) can be added to the cooling system. Connectivity
between different devices that are separated by cooling block can be obtained. TSVs act as a
heat-spreading element due to high thermal conductivity. Better cooling efficiency can be
obtained by adding dummy TSVs in between the channels of cooling block.
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